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building blocks of display backplanes, 
imaging and sensor arrays, and complex 
digital and analogue circuitry. [ 10,11 ] 
 While much of the reported literature 
on OFETs focuses on the static behavior 
and fi gures of merit such as fi eld-effect 
mobility, very little explores the frequency 
response of devices. Only a handful of 
reports on OFET alternating current (AC) 
characterization use fabrication techniques 
that even partially fulfi l the requirements 
set out above. [ 12–23 ] However to build func-
tional fl exible circuits it is important to 
understand how to reconcile device fab-
rication and performance. [ 24–26 ] This is a 
requirement if plastic electronics are to be 
implemented in applications such as radio frequency identifi ca-
tion (RFID) tags which operate at megahertz frequencies. [ 27–29 ] 
 In our approach we reduce parasitic capacitances caused by 
overlapping electrodes, implement smaller device geometries, 
and gain a better understanding of the relationship between 
materials, processing, and architecture. We show that com-
bining the strengths of multiple techniques allows the fabrica-
tion of high-performance OFET architectures on fl exible foil, 
while maintaining the cited benefi ts of plastic electronics. 
 2.  Results and Discussion 
 2.1.  Fabrication of Self-Aligned OFETs 
 Figure  1 illustrates the fabrication process: transistor channels 
are defi ned using ultraviolet nanoimprint lithography (UV-NIL) 
and bilayer liftoff processing; a thin dielectric layer is photo-
patterned; a second photolithographic bilayer liftoff process 
uses back exposure through the substrate to defi ne the source 
and drain; and fi nally a semiconductor layer is solution-pro-
cessed on top of the architecture. There is no requirement to 
prelaminate the fl exible substrate onto a rigid carrier, a signifi -
cant advantage over existing techniques. [ 30,31 ] 
 2.2.  Bilayer Ultraviolet Nanoimprint Lithography 
 While the use of nanoimprint lithography in general is well 
reported as a nanostructuring technique, [ 32–35 ] and as a con-
tinuous process, [ 36 ] the combination with a bilayer resist stack 
 The processing of complex nanoscale electronic structures on plastic sub-
strates is a signifi cant challenge, requiring the combination of low tempera-
ture, nonaggressive, and high resolution methods. Here a scalable process 
fl ow on plastic is presented tbat enables the fabrication of fl exible nano-
imprinted organic fi eld-effect transistors (OFETs) with self-aligned contacts 
and solution-processed semiconductor and dielectric layers, at processing 
temperatures ≤ 150 °C. OFETs are fabricated with device cutoff frequencies 
 f > 1 MHz at low operating bias  V DS = −15 V. The technique allows the pat-
terning of metal structures over four orders of magnitude from 375 nm to 
1 mm without the need for a rigid carrier, and provides a fabrication pathway 
to high performance nanostructured organic circuitry. 
 1.  Introduction 
 Plastic electronics encompasses devices fabricated either on 
plastic foils or with polymeric and solution-processed materials. 
These include organic fi eld-effect transistors (OFETs), [ 1 ] sensing 
systems, [ 2–5 ] optoelectronics, [ 6–9 ] and more. They have the ben-
efi ts of being fl exible and compatible with technologies such as 
gravure and inkjet printing, but present a signifi cant fabrica-
tion challenge. Techniques must feature low-temperatures and 
nonaggressive solvents, in order to allow processing on plastic 
and reduce costs. We focus here on OFETs as they form the 
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is uncommon, and as far as we are aware this approach has 
not been reported for OFET electrode formation on fl exible 
foils. Our bilayer UV-NIL approach allows us to achieve homo-
geneous, nanoscale resolution of patterned features on plastic 
foils. The technique uses a sacrifi cial lift-off resist (LOR) layer 
under the UV-NIL resist (step “LOR/NIL resist” in Figure  1 a). 
This offers a number of signifi cant benefi ts over single layer 
processes, [ 15 ] allowing a well-controlled ≈500 nm undercut 
of the UV-NIL resist to facilitate lift-off (Figure  1 b), as well as 
protecting the substrate from exposure to oxygen ion species 
during residual etch of the UV-NIL resist (Figure S1, Supporting 
Information). This allows the metallisation and lift-off of nano- 
to millimeter-long conductive features (lengths of 375 nm to 
>1 mm, of width 5 µm) with both Al and Au (Figure S2, Sup-
porting Information). Structures show no increase in line edge 
roughness compared to the silicon imprint shim (Figure S3, 
Supporting Information); important for robust processing of 
circuit features such as bus lines. The short-channel lengths 
defi ned by this technique necessitate a thin gate dielectric 
to minimise deviation from ideal device behavior. [ 37 ] Here a 
 t D = 90 nm layer of highly cross-linked polymer dielectric is 
photopatterned on top of the gate structure (details described 
elsewhere). [ 38 ] 
 2.3.  Bilayer Self-Aligned Lithography 
 Self-aligned lithography uses the OFET gate to defi ne the 
source-drain electrodes. [ 15 ] As well as the benefi t of minimised 
overlap, the technique relaxes the register tolerance for the cor-
responding patterning masks. Critical features are defi ned by 
self-alignment, whereas bus lines and interconnects are simul-
taneously defi ned by an intermediate photomask, avoiding 
additional exposures (see step “self-alignment” in Figure  1 a). 
This approach can be integrated with semiconductor and 
dielectric deposition techniques such as printing, providing 
a solution to poor (>50 µm) gravure register tolerances. [ 39 ] 
Bilayer processing is implemented again to pattern source and 
drain electrodes with uniform, channel-length independent 
gate-electrode overlaps of  X OL = 200 ± 58 nm. Overlaps are veri-
fi ed by focussed-ion beam scanning electron microscopy (FIB-
SEM) and are symmetric for both source and drain (additional 
data in Figure S4, Supporting Information). 
 2.4.  Semiconductor Deposition and DC Characterization 
 The organic semiconductor 6,13-bis(triisopropylsilylethynyl)
pentacene (TIPS-pentacene) was solution-processed using 
spin-coating and zone-casting to form bottom-gate, bottom-
contact OFETs with a range of channel length-to-width ratios 
(25 <  W / L < 320). Zone-casting has recently been demon-
strated as viable for large-area deposition of TIPS-pentacene 
with controlled crystal morphology. [ 40 ] A heated semiconductor 
solution is injected onto the moving OFET substrate; careful 
optimisation of both solution and substrate temperature, along 
with translation speed, allows the printing of uniaxially aligned 
TIPS-pentacene crystals parallel to the zone-casting direction. 
Charge transport in TIPS-pentacene is well correlated to its 
molecular packing motif, and increases with greater overlap of 
π–π bonds in adjacent molecules. [ 41–43 ] By aligning the casting 
direction parallel to the channel length (Figure  1 c), we aim 
to maximise charge transport between source and drain. [ 44 ] 
 Figure  2 shows exemplary and summary characteristics for 
devices fabricated from both spin-coated (Figure  2 a,b) and 
zone-cast TIPS-pentacene (Figure  2 c,d). Although the spin-
coated device in Figure  2 a,b shows clear current saturation, a 
low off-current (IDS
min < 1 pA) and a correspondingly high on/
off ratio of ≈10 6 at low ( V DS < 20 V) operating bias, on average 
spin-coated devices are found to be limited by relatively low 
effective mobilities of  µ sat = 0.002 cm 2 V −1 s −1 (summary nor-
malised statistics in Figure  2 e and supporting OFET data in 
Figures S5 and S6, Supporting Information). We attribute this 
variation to the disordered polycrystalline formation of TIPS-
pentacene in the channel region during spin-coating. [ 45,46 ] 
Zone-cast devices were found to exhibit effective mobilities 
an order of magnitude greater than spin-coated devices of 
 µ sat = 0.03 cm 2 V −1 s −1 . 
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 Figure 1.  Bilayer UV-NIL self-aligned process fl ow. a) Illustration of OFET fabrication process (not to scale). b) SEM micrograph showing bilayer 
undercut of ≈750 nm UV-NIL patterned structure, metallised and pre-lift-off, image tilted at +52° to lens. c) Top-down optical micrograph showing 
zone-cast crystals of TIPS-pentacene on self-aligned architecture.
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 Figure 2.  Quasi-static DC electrical characteristics of fabricated OFETs. a) Output and b) transfer characteristics of an  L = 3.53 ± 0.06 µm,  W = 128 ± 
1 µm, OFET with spin-coated TIPS-pentacene, demonstrating current saturation and an on/off ratio of ≈10 6 , where the plot of gate leakage | I G | follows 
the logarithmic current axis and demonstrates an exceptionally low leakage current <1 pA. c) Output and d) transfer characteristics of comparative 
OFETs with zone-cast TIPS-pentacene showing the infl uence of channel length on characteristics ( L = 3.53 ± 0.06 µm,  W = 128 ± 1 µm; and  L = 0.38 ± 
0.03 µm,  W = 119 ± 2 µm). e) Box plots showing the statistics of the channel-dimension normalised saturation mobility and f) off-current IDSmin for zone-
cast (20 devices) and spin-coated TIPS-pentacene devices (13 devices). Box represents the limits of the 25 th and 75 th percentiles; whiskers represent 
10 th and 90 th percentiles; squares represent arithmetic mean; horizontal lines inside boxes indicate median; crosses represent maximum/minimum. 
In the transfer and output characteristics, arrows denote transistor forward (off-to-on state, →) and backward (on-to-off, ←) voltage sweeps, allowing 
a direct comparison of the infl uence on hysteresis.
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 2.5.  AC Characterization of Self-Aligned Devices 
 Figure  3 a illustrates the AC electrical characterization setup. 
We apply a DC gate bias superimposed with a small AC signal 
modulation to the device ( V GS +  v GS ), while biasing it in the 
transdiode ( V DS =  V GS ) regime. By monitoring the output at 
either the source or drain electrode we determine the magni-
tude of the admittance of the OFET, by taking the ratio of the 
magnitudes of the AC components of the drain current and 
gate voltage. 
 The AC component of the drain current  i ′ D of an OFET biased 
in the on-state can be approximated as the channel contribution 
 i D minus the parasitic displacement current  i G ,D , as described in 
Equations  ( 1) and  ( 2) , and illustrated in Figure  3 a [ 47 ] 
 = −
′i i iD D G,D   (1) 
 π= −
′i g v j fC v2D m GS GD GS   (2) 
 
=
∂
∂
=
g
I
V v V
*
*
m
D
GS GS GS  
 (3)
 
 Where  f is the gate modulation frequency,  C GD is the total gate-
to-drain capacitance,  v GS is the modulated gate-source signal, 
 C i is the dielectric specifi c capacitance ( C i = 29 nF cm −2 in 
the devices presented here). Equation  ( 3) defi nes the channel 
transconductance  g m in the limit of small  v GS , where  I* D ≈ 
 I D +  i D ,  V * GS =  V GS +  v GS , and  V GS is the DC gate bias. Note 
Equations  ( 1) and  ( 2) represent the complex current fl ow, ulti-
mately we measure a voltage proportional to the magnitude 
of  i ′ D . Equation  ( 2) describes two operating regimes: at low 
frequencies the drain current is dominated by the channel 
transconductance  g m ; however, at high frequencies coupling 
through the overlap capacitance contributes an additional cur-
rent fl ow, which increases proportionally with frequency. For 
large enough frequencies this capacitive current fl ow domi-
nates, and the device output no longer switches properly in 
response to a change in the gate voltage. 
 We can defi ne a cutoff frequency  f D by applying the condi-
tion | i D | = | i G ,D |. This corresponds to the frequency where both 
the channel contribution and drain-gate capacitive current con-
tribute equally to the frequency response, and beyond which 
device switching is inhibited. Considering the magnitude of 
Equation  ( 2) in this limit yields the inverse relationship between 
frequency and drain-gate capacitance shown in Equation  ( 4) . 
A similar treatment is applied to the source-gate capacitance 
yielding the source cutoff frequency  f S shown in Equation  ( 5) 
 π
=f
g
C2
D
m
GD  
(4)
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 Figure 3.  AC frequency measurements of zone-cast OFETs. a) Circuit schematic illustrating simplifi ed measurement setup, the example here for 
source-gate admittance. The dashed box indicates the OFET under test,  G represents the gain of the transimpedance amplifi er,  V 1 represents the 
response of the OFET,  V 2 represents the stimulus, and ÷V1 2 is the ratio of these two voltages;  Y is the admittance. b) Measurement of drain-gate 
admittance, and c) source-gate admittance of short-channel zone-cast OFET as a function of stimulus frequency for different operating biases  V GS . 
The channel transconductance and overlap capacitance limited regimes are indicated by labelled braces, and the corresponding linear fi ts shown with 
dashed lines. Vertical dotted lines are guides to the eye indicating the approximate intercept with the frequency axis, indicating the values of  f D and  f S , 
respectively. d) Measured transition frequency  f T for long-channel and short-channel devices as a function of operating bias, where error bars represent 
the uncertainty in the fi ts of  g m ,  C GD , and  C GS . Device geometry is as indicated in Figure  2 .
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 Figure  3 b,c shows admittance measurements for both the 
drain and source electrodes of a zone-cast short-channel OFET 
biased in the transdiode regime (example corresponds to DC 
data in Figure  2 c,d). The magnitude of the admittance is shown 
as a function of stimulus frequency, illustrating the fl at channel 
dominated and sloping capacitance limited regimes. Features 
at  f < 500 Hz and  f > 7 MHz are artefacts of the maximum 
bandwidth of the characterization setup. The total overlap 
capacitances fi tted from these plots are  C GS = 0.07 ± 0.02 pF 
and  C GD = 0.02 ± 0.003 pF, respectively, corresponding to 
very low channel-width normalised capacitances in the range 
 C ′ OL = 0.2–0.6 fF µm −1 . This highlights the signifi cant advan-
tage of the self-alignment process (further capacitance data in 
Figure S7, Supporting Information). 
 As a result of these low capacitances, very high maximum 
drain cutoff frequencies  f D = 4.25 ± 0.04 MHz and source 
cutoff frequencies  f S = 1.25 ± 0.01 MHz were measured at 
low operating bias ( V GS = −15 V) in the short-channel device. 
In the equivalent long-channel device,  L = 3.34 ± 0.01 µm, 
values of  f D = 2.29 ± 0.02 MHz and  f S = 0.68 ± 0.004 MHz 
were measured under the same operating bias. Remarkably 
large peak cutoff frequencies  f S = 2.88 ± 0.02 MHz and  f D = 
9.80 ± 0.10 MHz were measured at higher operating biases 
(data is summarised in  Table  1 ; see Figure S8, Supporting 
Information, for corresponding long-channel admittance 
plots). 
 2.6.  Source-Gate and Drain-Gate Capacitance 
 We observe the source-gate capacitance  C GS is consistently 
larger than the drain-gate capacitance  C GD , and as a result  f S is 
lower than  f D . Given the arbitrary assignment of source-drain 
to the architecture it is important to verify the origin of this 
behavior. Control experiments were performed by switching the 
electrodes (Figure S9, Supporting Information). The systematic 
shift was observed to follow the change in electrode assignment 
indicating it is not the result of asymmetry in the architecture, 
as verifi ed by FIB-SEM. We therefore conclude the difference in 
capacitance is the result of the different relative bias at the two 
electrodes. 
 For devices measured in the transdiode regime there is a 
large accumulation of charge carriers at the source, while a 
depletion region exists about the drain. [ 1,24 ] This accumulated 
charge contributes to the device channel capacitance at the 
source, but not at the drain. [ 47 ] Assuming that overlapping 
electrodes act as parallel plate capacitors, the overlap capaci-
tance without channel contribution can be estimated using 
the Meyer capacitance model. [ 48,49 ] For the dielectric used, the 
expected drain-gate and source-gate overlap capacitance  C OL is 
equal to  WX OL C i ≈ 0.01 pF, which is in good agreement with 
the measured average value of the drain-gate capacitance of 
 C GD = 0.02 pF. For a device biased in the transdiode regime 
(as measured here) the source-gate capacitance must also con-
sider the contribution of the channel capacitance  C CH due to 
the accumulated charge adjacent to this electrode, [ 47 ] approxi-
mately  C CH ≈ 2/3 WLC i = 0.05 pF. The calculated source-gate 
capacitance  C GS =  C CH +  C OL = 0.07 pF is therefore also in good 
agreement with the measured value of  C GS = 0.07 pF. 
 2.7.  Maximum Device Switching Speed 
 It is important to consider the impact of both  C GS and  C GD 
on the switching performance of OFETs when applied to a 
circuit context. The transition frequency  f T , as described by 
Equation  ( 6) , is a more conservative fi gure of merit than either 
the source or drain frequency cutoffs, as it accounts for the 
capacitance of both electrodes. It gives the effective maximum 
switching speed of a transistor in a circuit, as limited by stray 
capacitance [ 24 ] 
 π ( )
=
+
f
g
C C2
T
m
GD GS  
(6)
 
 It should be noted that  f T is dependent on  g m and hence the 
operating bias of the transistor (as demonstrated above for  f S 
and  f D ). Figure  3 d shows  f T as a function of  V GS (operating in the 
transdiode regime) for the short- and long-channel devices pre-
sented above. Even with this more conservative estimate, max-
imum transition frequencies of  f T = 0.96 ± 0.03 MHz and  f T = 
0.52 ± 0.02 MHz at  V DS = −15 V are observed for short- and long-
channel devices, respectively. Similarly a corresponding peak 
switching frequency of  f T = 2.23 ± 0.07 MHz is observed at  V GS 
= −40 V (Table  1 ). In the context of the reported literature these 
represent state-of-the-art values for solution-processed organic 
devices fabricated on plastic foil. [ 12–21 ] This is achieved without 
the need for a rigid substrate, using solution-processed dielec-
tric and semiconductor, and is regardless of the relatively low 
effective mobility of these devices ( µ sat = 0.03–0.06 cm 2 V −1 s −1 ), 
highlighting the impact and importance of self-aligned, low 
stray capacitance architecture on device performance. 
 2.8.  Mobility in Short Channel Devices 
 We consider further the behavior of  f T as a function of device 
parameters. In the ideal case with no overlap capacitance,  f T 
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 Table 1.  Measured source-gate  f S and drain-gate  f D cutoff frequencies as 
a function of operating bias for short- and long-channel zone-cast TIPS-
pentacene OFETs. 
 L 
[µm]
 µ sat 
[cm 2 V −1 s −1 ]
− V GS 
[V]
 f S 
[MHz]
 f D 
[MHz]
 f T 
[MHz]
0.38 ± 0.03 0.03 ± 0.02 2 0.03 0.08 0.02
5 0.19 0.68 0.15
10 0.69 2.37 0.53
15 1.25 4.25 0.96
3.34 ± 0.01 0.06 ± 0.05 5 0.22 0.69 0.16
10 0.44 1.43 0.33
15 0.68 2.29 0.52
… … … …
40 2.88 9.80 2.23
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scales with  L −2 , and linearly with mobility. [ 18,47 ] Hence the reduc-
tion in channel length by approximately one order of magnitude 
might be expected to yield a factor of 100 increase in  f T , how-
ever we only observe a factor of ≈2 in our devices. This is due 
to the nonzero overlap capacitance of these devices (and hence 
a deviation from the ideal relation) and the relative scaling of 
the channel transconductances. The short channel device has 
a greater channel-width normalised transconductance ( g m W −1 
= 4.0 mS m −1 compared to  g m W −1 = 2.7 mS m −1 for the long 
channel, both at 15 V bias) however this increase is lower than 
expected for the equivalent decrease in channel length. We 
attribute the difference to a decrease in the effective mobility of 
the short channel device, as a direct result of increased contact-
resistance (as discussed below), as is common at shorter channel 
lengths. [ 18,20,37,50 ] This is despite the treatment of the gold source 
and drain with pentafl uorobenzene thiol which forms a work-
function lowering self-assembled monolayer on the electrodes. 
 In addition, we note that zone-cast devices exhibit effective 
mobilities of  µ sat = 0.03 cm 2 V −1 s −1 , an order of magnitude below 
the value of  µ sat = 0.2–0.5 cm 2 V −1 s −1 previously reported for 
the same zone-casting process carried out with TIPS-pentacene 
OFETs on interdigitated non-self-aligned Si/SiO 2 wafers. [ 44 ] In 
order to explore possible reasons for this reduced mobility, we 
examined the local molecular structure of the TIPS-pentacene 
molecules using angle dependent polarized Raman spectros-
copy. [ 51,52 ] This technique allows the relative intensities of the 
C–C long and short-axis bond vibrational modes of the pentacene 
molecular core to be measured (Figure S10, Supporting Informa-
tion, includes further details of this technique). [ 44 ]  Figure  4 shows 
the relative anisotropy of these modes for semiconductor on top 
of the drain electrode (Figure  4 a) and on top of the dielectric 
within the channel (Figure  4 b). We observed a systematic shift 
in the orientations of the long- and short-axis vibrational modes 
on top of the drain and channel regions, which was confi rmed 
using translational scans across the device. Since these vibra-
tional modes are orthogonal within the plane of the pentacene 
core, we deduce an upright packing motif on the drain compared 
to out-of-plane packing in the channel region. Hence, unfavour-
able packing in the channel and a domain boundary at the elec-
trode-dielectric interface impairs charge transport and injection. 
 This result demonstrates the impact of architecture 
morphology on semiconductor crystal formation. Growing 
TIPS-pentacene crystals in a confi ned channel of depth 
≈55 nm and separation ≤ 3 µm between two thiol self-assembled 
monolayer (SAM) coated Au contacts appears to result in an 
unfavourable structure and orientation. This is a critical issue 
as bottom-gate bottom-contact architectures facilitate self-align-
ment, and protect the semiconductor layer from UV radiation 
and solvent based photoresist developers and removers. While 
recent results have demonstrated that zone-cast TIPS-pentacene 
can yield OFET mobilities of  µ sat = 8.1 ± 1.2 cm 2 V −1 s −1 and 
greater, [ 40 ] this technique is based upon non-self-aligned, rigid 
silicon substrates with shadow-masked top-contacts. While this 
is preferable to achieve better molecular packing, this yields 
architectures with maximised electrode overlap, severely lim-
iting the maximum theoretical frequency performance. 
 Our results here suggest that crystal growth techniques such 
as this require signifi cant optimisation or redesign to be com-
patible with high-frequency fl exible, self-aligned architectures. 
However, if achievable, they would have a direct impact on the 
operating frequency, potentially allowing access to hundreds of 
MHz and beyond. 
 2.9.  Diode-Like Bulk Current 
 At very short channel lengths the OFET device dimensions 
approach the equivalent of those in vertically stacked organic 
diodes. The effective fi eld drop across the channel  V DS / L ≈ 
0.1–0.5 MV cm −1 approaches that of a typical organic light emit-
ting diode (OLED). As a result a DC bulk current  I bulk may form 
between source and drain, effectively contributing to the OFET 
off-current. We expect such a current to be related to the thick-
ness of the semiconductor layer  t osc . A systematic increase in 
device off-current IDS
min is observed in devices fabricated by both 
zone-casting, when compared to spin-coating (Figure  2 f). Con-
trol measurements of the current–voltage characteristics of the 
 I DS ,  I GD , and  I GS pathways were made before and after semi-
conductor deposition (data shown in Figure S11, Supporting 
Information). In zone-cast devices conduction pathways exist 
between the gate-source and gate-drain electrodes, which are 
not present in the corresponding spin-coated devices. Given 
prior knowledge of the robustness of the dielectric to semi-
conductor deposition methods, [ 38 ] we attribute this behavior to 
bulk current fl ow in the thick semiconductor fi lm in zone-cast 
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 Figure 4.  Anisotropy of TIPS-pentacene vibrational modes for different areas of OFET architecture. Polarized Raman spectroscopy of C–C long axis and 
C–C short axis vibrational mode ratios for a) TIPS-pentacene on top of drain electrode and b) TIPS-pentacene on top of channel for a  L = 1.07 ± 0.01 µm 
channel length device with fi ts, where 0° represents the casting direction. The greater the orthogonality of these modes, the more preferable the packing 
motif to charge transport. c) Shift in the ratio of C–C short and long-axis and C–H side and end modes of the TIPS-pentacene molecules as a function 
of substrate translation from source to drain, indicating the presence of a grain boundaries and a unfavourable change in packing behavior in the 
channel. The resolution of this measurement is limited by the Raman laser spot diameter (≈1 µm), hence a broadening of the apparent channel length.
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devices, compared to the thin spin-coated fi lms. Further anal-
ysis of the normalised current voltage output characteristics 
indicates supra-linear behavior, indicating that high contact 
resistance at the injecting contact is also partly responsible for 
other nonidealities in the OFET characteristics (Figure S12, 
Supporting Information). 
 While further optimisation of the contacts will improve 
injection and reduce contact resistance effects, we note that 
it will also increase the bulk current fl ow. Hence reducing 
organic semiconductor fi lm thickness is important in short 
channel devices to minimise off-current, which is particularly 
challenging in zone-casting and other solution deposition tech-
niques where fi lm thickness is strongly convoluted with crystal 
formation. 
 3.  Conclusion 
 It is critical for the wider adoption of plastic electronics in 
circuits, that the fundamental challenges of fabricating high 
switching speed OFETs are addressed. We show here a com-
plete fabrication platform on plastic foil, producing high-per-
formance nanoscale OFETs, and the importance of considering 
electrical AC, DC, and structural domains. We note that while 
high mobility materials are valuable – they are only one of a 
number of factors to be considered when fabricating megahertz 
AC devices. Equal emphasis should be placed on reconciling 
these materials with the required architectures and fabrication 
techniques. Patterning self-aligned nanoscale features robustly 
on fl exible plastic foil is a signifi cant development in the move 
toward high performance processing of plastic electronics. 
 4.  Experimental Section 
 Formation of Gate Electrode : A plastic foil was sonicated in ethanol for 
10 min to remove contaminants and prebaked for 5 min at 150 °C on a 
hotplate to dehydrate and thermally stabilize the fi lm. A 150 nm layer 
of lift-off resist (LOR1A, MicroChem Corporation) was spin-coated and 
prebaked for 5 min at 150 °C on a hotplate (2000 rpm, 45 s, 10 000 rpm s −1 ). 
A 600 nm layer of UV-NIL resist (XNIL26, micro resist technology GmBH) 
was spin-coated as a second layer (3000 rpm, 30 s, 10 000 rpm s −1 ). 
Imprint details are described in Note S1, Supporting Information. A 
residual layer of NIL resist is removed by an oxygen reactive ion etch 
(Surface Technology Systems) for 30 s at 10 W at 40 mTorr chamber 
pressure. A ≈ 500 nm bilayer undercut was developed by immersing 
the substrate for 30 s in developer (ma-D531, micro resist technology 
GmBH), followed by two 60 s stop washes in deionized water. A 
thermally evaporated 50 nm layer of aluminium was deposited at a 
rate ≤ 0.2 nm s −1 to ensure homogenous fi lm coverage and adhesion. 
Substrates were immersed in photoresist remover (mr-REM 500, micro 
resist technology, GmBH) at room temperature for ≈3 h until residual 
material was observed to lift-off. The substrate was sonicated for 60 s to 
complete lift-off. 
 Formation of Thin-Film Dielectric : Substrates were thermally stabilized 
for 5 min at 150 °C on a hotplate. A 100 nm layer of photopatternable 
dielectric (GSID 938109–1, BASF) was spin-coated (3000 rpm, 60 s, 
12 000 rpm s −1 ). The dielectric was soft-baked for 5 min at 150 °C 
on a hotplate, before being exposed in a mask aligner at 365 nm for 
180 s with a constant power of 10 mW. The layer was developed for 
40 s in butyl acetate, and then cross-linked in a UV chamber (ELC-500, 
Electro Lite Corporation) at 365 nm under nitrogen for 10 min, resulting 
in a  t D = 90 nm dielectric layer. 
 Formation of Self-Aligned Source-Drain Electrodes : A 100 nm layer of 
lift-off resist (LOR1A, MicroChem Corporation) was spin-coated onto 
the substrate (4000 rpm, 45 s, 10 000 rpm s −1 ), and soft-baked for 
5 min at 150 °C. A 500 nm layer of positive photoresist (Microposit 
S1805 G2, Rohm and Haas) was spin-coated and soft-baked for 60 s 
at 115 °C (4000 rpm, 40 s, 12 000 rpm s −1 ). The substrate was back-
exposed at 365 nm for 5 s at 10 mW. A ≈ 300 nm bilayer undercut was 
developed for 15 s (MF-26A, Rohm and Haas). A 5 nm chromium 
adhesion layer was deposited (chrome plated tungsten rod, ≥ 99.5% 
purity, Testbourne Ltd) at ≤ 0.1 nm s −1 , followed by 50 nm of gold at a 
rate ≤ 0.2 nm s −1 , both by thermal evaporation. Lift-off was the same as 
for the gate electrode. FIB-SEM micrographs to verify the process are 
described in Note S2, Supporting Information. 
 Semiconductor Deposition : For both spin-coated and zone-cast devices 
a self-assembled monolayer of pentafl uorobenzene thiol (Sigma-Aldrich) 
was deposited to improve charge injection by immersing the substrates 
in a 10 m M solution in ethanol for 15 min. For spin-coated devices a 
thin < 10 nm channel surface modifi cation layer, [ 38,53 ] poly(alpha-
methylstyrene) (PαMS,  M W = 632 000 g mol –1 , Polymer Source Inc) was 
prepared at 5 mg mL –1 in toluene, spin-coated, and annealed for 1 min 
at 100 °C on a hotplate (4000 rpm, 30 s, 12 000 rpm s −1 ). A solution of 
6,13-bis(triisopropylsilylethynyl)pentacene (TIPS-pentacene, High Force 
Research Ltd) was prepared at 10 mg mL –1 in anisole and spin-coated, 
with no subsequent annealing (2000 rpm, 60 s, 12 000 rpm s −1 ). For 
zone-casting a 7 mg mL –1 solution of TIPS-pentacene in toluene was 
heated to 70 °C and the substrate to 60 °C. The substrate was translated 
at 500 µm s −1 perpendicular to the solution fl ow. Further details are 
described elsewhere. [ 44 ] 
 AC Electrical Characterization : Impedance measurements were 
performed in a nitrogen glovebox (H 2 O < 1.5 ppm, O 2 < 8.4 ppm, 
M-Braun) using a network analyzer (Agilent 5061B) and transimpedance 
amplifi er (Femto DHPCA-100). A sinusoidal stimulus is coupled into the 
OFET gate and network analyser (the latter as a reference). The device 
is relatively biased in the transdiode regime and the electrode under 
test (source or drain) is connected to the transimpedance amplifi er 
(gain  G = 10 4 V A −1 ). The overlap capacitances are extracted from the 
linear slope of the admittance in the region 2 MHz <  f < 5 MHz at  V GS = 
−5 V to obtain valid fi ts within the measurement bandwidth. Similarly, 
the transconductance is extracted from the plot at  f = 1 kHz. See Note 
S3, Supporting Information, for details of DC characterization. 
 Raman Spectroscopy : Zone-cast crystal morphology was investigated 
using a Raman spectrometer (Renishaw microscope, Shimadzu 
UV-2550 spectrophotometer), probing at  λ = 785 nm. For polarization 
measurements a half-wave plate was inserted into the beam and 
peak intensities were recorded as a function of polarization angle. 
Further details are covered in Figure S10, Supporting Information, and 
elsewhere. [ 44 ] 
 Supporting Information 
 Supporting Information is available from the Wiley Online Library or 
from the author. 
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